Republic of Iraq

Ministry of Higher Education and Seintific Reserch University of AL-Anbar

College of Engineering

Electrical Engineering Department





By

Hatem Fahd Al-Duliamy

2018-2019



Chapter 09

Ch09_ BJT and JFET Frequency Response Hatem Fahd Al-Duliamy

2018-2019



ELECTRONIC DEVICES AND CIRCUIT THEORY

TENTH EDITION





Chapter 9: BJT and JFETFrequency ResponseHatem Fahd Al-Duliamy



CHAPTER OBJECTIVES:

- Develop confidence in the use of logarithms, understand the concept of decibels, and be .able to accurately read a logarithmic plot
- ▶ Become acquainted with the frequency response of a BJT and FET amplifier
- > Be able to normalize a frequency plot, establish the dB plot, and find the cutoff frequencies and bandwidth
- Understand how straight-line segments and cutoff frequencies can result in a Bode plot that will define the frequency response of an amplifier
- > Be able to find the Miller effect capacitance at the input and output of an amplifier due to a feedback capacitor
- > Become familiar with square-wave testing to determine the frequency response of an amplifier



General Frequency Considerations

The **frequency response** of an amplifier refers to the frequency range in which the amplifier will operate with negligible effects from capacitors and device internal capacitance. This range of frequencies can be called the **mid-range**.

- At frequencies above and below the midrange, capacitance and any inductance will affect the gain of the amplifier.
- At low frequencies the coupling and bypass capacitors lower the gain.
- At high frequencies stray capacitances associated with the active device lower the gain.
- Also, cascading amplifiers limits the gain at high and low frequencies.



Bode Plot

A Bode plot indicates the frequency response of an amplifier.

The horizontal scale indicates the frequency (in Hz) and the vertical scale indicates the gain (in dB).





Cutoff Frequencies

The mid-range frequency range of an amplifier is called the bandwidth of the amplifier.

The **bandwidth** is defined by the lower and upper cutoff frequencies.

Cutoff – any frequency at which the gain has dropped by 3 dB.



BJT Amplifier Low-Frequency Response

At low frequencies, coupling capacitor (C_S , C_C) and bypass capacitor (C_E) reactances affect the circuit impedances.





Coupling Capacitor (C_S)

The cutoff frequency due to C_S can be calculated by





Coupling Capacitor (C_C)

The cutoff frequency due to C_C can be calculated with





Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky Copyright ©2009 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 • All rights reserved.

Bypass Capacitor (C_E)

The cutoff frequency due to C_E can be calculated with



BJT Amplifier Low-Frequency Response

The Bode plot indicates that each capacitor may have a different cutoff frequency.

It is the device that has the *highest* lower cutoff frequency (f_L) that dominates the overall frequency response of the amplifier.





Roll-Off of Gain in the Bode Plot

The Bode plot not only indicates the cutoff frequencies of the various capacitors it also indicates the amount of attenuation (loss in gain) at these frequencies.

The amount of attenuation is sometimes referred to as **roll-off**.

The roll-off is described as dB loss-per-octave or dB loss-per-decade.





Roll-off Rate (-dB/Decade)

-dB/decade refers to the attenuation for every 10-fold change in frequency.

For attenuations at the lowfrequency end, it refers to the loss in gain from the lower cutoff frequency to a frequency that is one-tenth the cutoff value.



In this example:

 $f_{LS} = 9kHz$ gain is 0dB $f_{LS}/10 = .9kHz$ gain is -20dB Thus the roll-off is 20dB/decade The gain decreases by -20dB/decade

Roll-Off Rate (–dB/Octave)

-dB/octave refers to the attenuation for every 2-fold change in frequency. For attenuations at the lowfrequency end, it refers to the loss in gain from the lower cutoff frequency to a frequency one-half the cutoff value.



In this example:

 $f_{LS} = 9kHz$ gain is 0dB $f_{LS} / 2 = 4.5kHz$ gain is -6dB Therefore the roll-off is 6dB/octave.

This is a little difficult to see on this graph because the horizontal scale is a logarithmic scale.



FET Amplifier Low-Frequency Response

At low frequencies, coupling capacitor (C_G , C_C) and bypass capacitor (C_S) reactances affect the circuit impedances.





Coupling Capacitor (C_G)





Coupling Capacitor (C_C)





Bypass Capacitor (C_S)





FET Amplifier Low-Frequency Response

The Bode plot indicates that each capacitor may have a different cutoff frequency.

The capacitor that has the highest lower cutoff frequency (f_L) is closest to the actual cutoff frequency of the amplifier.





Miller Capacitance

Any *p-n* junction can develop capacitance. In a BJT amplifier, this capacitance becomes noticeable across:

- The base-collector junction at high frequencies in common-emitter BJT amplifier configurations
- The gate-drain junction at high frequencies in commonsource FET amplifier configurations.

These capacitances are represented as separate input and output capacitances, called the Miller Capacitances.



Miller Input Capacitance (C_{Mi})

$$\mathbf{C}_{\mathbf{Mi}} = (\mathbf{1} - \mathbf{A}_{\mathbf{V}})\mathbf{C}_{\mathbf{f}}$$

Note that the amount of Miller capacitance is dependent on interelectrode capacitance from input to output (C_f) and the gain (A_v).





Miller Output Capacitance (C_{Mo})





BJT Amplifier High-Frequency Response

Capacitances that affect the high-frequency response are

- Junction capacitances C_{be}, C_{bc}, C_{ce}
- Wiring capacitances C_{wi}, C_{wo}
- Coupling capacitors C_s, C_c
- Bypass capacitor C_E





Input Network (f_{Hi}) High-Frequency Cutoff





Output Network (f_{Ho}) High-Frequency Cutoff

$$f_{Ho} = \frac{1}{2\pi R_{Tho}C_{o}}$$
where
$$R_{Tho} = R_{C} ||R_{L} ||r_{o}$$
and
$$C_{o} = C_{Wo} + C_{ce} + C_{Mo}$$



h_{fe} (or β) Variation





BJT Amplifier Frequency Response



Note the *highest* lower cutoff frequency (f_L) and the *lowest* upper cutoff frequency (f_H) are closest to the actual response of the amplifier.

FET Amplifier High-Frequency Response

Capacitances that affect the high-frequency response are

- Junction capacitances C_{gs}, C_{gd}, C_{ds}
- Wiring capacitances C_{wi}, C_{wo}
- Coupling capacitors C_G, C_C
- Bypass capacitor C_S





Input Network (f_{Hi}) High-Frequency Cutoff





Output Network (f_{Ho}) High-Frequency Cutoff

$$f_{Ho} = \frac{1}{2\pi R_{Tho}C_{o}}$$

$$C_{o} = C_{Wo} + C_{ds} + C_{Mo}$$

$$C_{Mo} = \left(1 - \frac{1}{A_{v}}\right)C_{gd}$$

$$R_{Tho} = R_{D} || R_{L} || r_{d}$$



Multistage Frequency Effects

Each stage will have its own frequency response, but the output of one stage will be affected by capacitances in the subsequent stage. This is especially so when determining the high frequency response. For example, the output capacitance (C_0) will be affected by the input Miller Capacitance (C_{Mi}) of the next stage.



Multistage Amplifier Frequency Response



Once the cutoff frequencies have been determined for each stage (taking into account the shared capacitances), they can be plotted.

Note the *highest* lower cutoff frequency (f_L) and the *lowest* upper cutoff frequency (f_H) are closest to the actual response of the amplifier.



Square Wave Testing

In order to determine the frequency response of an amplifier by experimentation, you must apply a wide range of frequencies to the amplifier.

One way to accomplish this is to apply a square wave. A square wave consists of multiple frequencies (by Fourier analysis: it consists of odd harmonics).





Square Wave Response Waveforms

If the output of the amplifier is not a perfect square wave then the amplifier is 'cutting' off certain frequency components of the square wave.





Republic of Iraq

Ministry of Higher Education and Seintific Reserch University of AL-Anbar

College of Engineering

Electrical Engineering Department





By

Hatem Fahd Al-Duliamy

2018-2019


Chapter 12

Chapter 12_Compound Configurations Hatem Fahd Al-Duliamy

2018-2019

Robert Boylestad *Digital Electronics*

Chapter 12: Compound Configurations

Robert Boylestad *Digital Electronics*

Cascade Connection

The output of one amplifier is the input to the next amplifier.

The overall gain:

Avtotal: $Av_1 * Av_2$

Note the DC bias circuits are isolated from each other by the coupling capacitors. The DC calculations are independent of the cascading. The AC calculations for gain and impedance are interdependent.

Digital Electronics

FET Cascade Amplifier



Slide 3 Example of a Cascaded FET Amplifier



Copyright ©2002 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

DC Calculations

From the DC Bias Calculations: VGSQ = -1.9VIDQ = 2.8mA

Both transistors: $gm_{0} = \frac{2I_{DSS}}{|Vp|} = \frac{2(10mA)}{|-4V|} = 5mS$ At the bias point: $gm = gm0 \left(1 - \frac{V_{GSQ}}{Vp}\right) = (5mS) \left(1 - \frac{-1.9v}{-4v}\right) = -2.6mS$

Slide 4

AC Gain and Output Voltage

Voltage gain of each stage:

 $Av_1 = Av_2 = -gmR_D = -(2.6mS)(2.4k\Omega) = -6.3$

The cascaded amplifier gain:

$$Av = Av_1 * Av_2 = (-6.2)(-6.2) = 38.4$$

The output voltage:

Slide 5

Vo = Av * Vi = (38.4)(10mV) = 383mV

Slide 6 Impedances and Loaded Output Voltage

Input Impedance:

 $Zi = RG = 3.3M\Omega$

Output Impedance:

$$Zo = RD = 2.4k\Omega$$

Output across a $10k\Omega$ load:

 $VL = \frac{R_L}{Zo + R_L} Vo = \frac{10k\Omega}{2.4k\Omega + 10k\Omega} 384mV = 310mV$

Digital Electronics

BJT Cascade Amplifier



DC Calculations

From the DC Bias Calculations: VB = 4.7V VE = 4.0V VC = 11V IE = 4.0mA $re = 6.5\Omega$

AC Gain and Output Voltage

Voltage gain of each stage:

$$Av1 = -\frac{(R_{\rm C} \parallel R_{\rm I} \parallel R_{\rm 2} \parallel \beta r_{\rm e})}{r_{\rm e}}$$

$$Av1 = -\frac{(2.2k\Omega \,\|\, 15k\Omega \,\|\, 4.7k\Omega \,\|\, (200)(6.5\Omega)}{6.5\Omega} = -102.3$$

$$Av2 = -\frac{R_{\rm C}}{r_{\rm e}} = -\frac{2.2k\Omega}{6.5\Omega} = -338.46$$

The cascaded amplifier gain:

The output voltage:

$$Vo = Av * Vi = (34,624)(.025mV) = 0.866V$$

Slide 10 Impedances and Loaded Output Voltage

Input Impedance:

 $Zi=R_1 \parallel R_2 \parallel \beta r_e = 15k\Omega \parallel 4.7k\Omega \parallel (200)(6.5\Omega) = 953.6\Omega$

Output Impedance:

$$Zo = RC = 2.2k\Omega$$

Output across a $10k\Omega$ load:

 $VL = (R_L / (Zo + R_L)) * Vo = (10k\Omega / (2.2k\Omega + 10k\Omega)) * .866V = .71V$

Slide 11 Combination of FET and BJT Cascade

A FET-BJT cascade is calculated in a similar fashion as a FET-FET or a BJT-BJT cascade. This combination provides a high gain from the BJT with the high input impedance from the FET.

Cascode Connection



This is a CE – CB combination.

This arrangement provides high input impedance but a low voltage gain. The low voltage gain reduces the Miller Input Capacitance therefore this combination works well in high frequency applications.

Robert Boylestad Digital Electronics

Slide 12

Darlington Connection



This combination provides large current gain, typically a few thousand.

It has a voltage gain of near 1, a low output impedance and a high input impedance.

Robert Boylestad *Digital Electronics*

Slide 14 Packaged Darlington Transistor

Type 2N999 N-P-N Darlington-Connected Silicon Transistor Package

Parameter	Test Conditions	Min.	Max.
V _{BE}	$I_C = 100 \text{ mA}$		1.8 V
$h_{FE} (\beta_D)$	$I_C = 10 \text{ mA}$ $I_C = 100 \text{ mA}$	4000 7000	70,000

Darlington transistor is available in a single package.



This is a two-transistor circuit that operates like a Darlington pair. It has similar characteristics: high current gain, voltage gain of near 1, low output impedance and high input impedance. Note: it is *not the Darlington* configuration:

Darlington: 2 npn BJTs Feedback Pair: pnp driving an npn BJT

Robert Boylestad *Digital Electronics*

Slide 15



This CMOS circuit is used in integrated digital circuitry.

Slide 16

It uses both n-channel and p-channel enhancement MOSFET transistors. This arrangement is called a Complementary MOSFET (or CMOS).

The input is applied to both gates and the output is from the connected drains. Robert Boylestad Digital Electronics

Voltage vs. Current Source

Voltage Source

The ideal voltage source provides a constant voltage to any load and it has an internal resistance of zero.





(a)

Current Source

The ideal current source provides a constant current to any load and has an infinite internal resistance.

Copyright ©2002 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Robert Boylestad Digital Electronics

current source

current source

Current Source Circuits

Constant-current sources can be built using FETs, BJTs and a combination of these devices.

JFET Current Source



$$V_{GS} = 0V$$
 and $I_D = I_{DSS} = 10mA$

Robert Boylestad *Digital Electronics*

BJT Constant Current Source



$$I_E \cong I_C$$

Robert Boylestad *Digital Electronics*

Slide 21 Transistor/Zener Constant Current Source



Replacing resistor R2 with a Zener improves the constant current source.

$$I \approx I_{E} = \frac{V_{Z} - V_{BE}}{R_{E}}$$

Copyright ©2002 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Current Mirror Sources



Current Mirror circuits are used to provide constant current in integrated circuits.

Robert Boylestad *Digital Electronics*

Slide 23 Differential Amplifier Circuit

Differential amplifier circuits have 2 inputs and 2 outputs.



It can be operated with a dual power supply: V_{CC} to V_{EE} ; or with a single supply: V_{CC} to G_{ND}

Robert Boylestad *Digital Electronics*

Slide 24 Features of Differential Amplifiers

- It amplifies the difference between the 2 inputs
- It is a high gain, low noise amplifier

3 Modes of Operation

1. Single-ended ~ an input signal is applied to one of the inputs and the other input is grounded.

- 2. *Double-ended* ~ two different input signals are applied to the inputs.
- 3. *Common-mode* ~ the same input signal is applied to both inputs.

Slide 25



Both inputs are grounded:

$$I_{E} = \frac{V_{E} - (-V_{EE})}{R_{E}} \approx \frac{V_{EE} - 0.7}{R_{E}}$$

[Formula 12.28]

assuming both transistors are well matched: $I_{CL} = I_{C2} = \frac{I_E}{I_{C2}}$

$$I_{C1} = I_{C2} = \frac{IE}{2}$$
$$V_{C1} = V_{C2} = V_{CC} - I_{C}R_{C} = V_{CC} - \frac{I_{E}}{2}R_{C}$$

[Formula 12.29] [Formula 12.30]

> Copyright ©2002 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

AC Operation



Separate signals are applied to the inputs: Vi_1 and Vi_2 Separate signals are available at the outputs: Vo_1 and Vo_2

Robert Boylestad *Digital Electronics*

Copyright ©2002 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Slide 27

Slide 28 Single-Ended Mode AC Voltage Gain

In this mode a signal is connected to one input and the other is grounded.



Assuming the transistor circuits are perfectly matched:

$$Av = \frac{Vo}{Vi_1} = \frac{Rc}{2r_e}$$

[Formula 12.31]

Copyright ©2002 by Pearson Education, Inc. Upper Saddle River, New Jersey 07458 All rights reserved.

Slide 29 Double-Ended AC Voltage Gain

Double-ended mode connects a different signal to each input.

$$Ad = \frac{Vo}{Vd} = \frac{\beta Rc}{2r_i}$$

[Formula 12.32]

Where Ad = differential voltage gain

 $Vd = Vi_1 - Vi_2$ (the difference between the inputs)

Common-Mode AC Gain

Common-mode applies the same signal to both inputs. Because the amplifier amplifies the difference between the inputs. The common-mode gain should be quite small.



$$Ac = \frac{Vo}{Vi} = \frac{\beta Rc}{r_i + 2(\beta + 1)R_E}$$

[Formula 12.33]

Where Ac = common mode gain

Slide 31 **Common-Mode Rejection = Noise Rejection**

In common-mode, the signal common to both inputs will have a low gain (Ac).

In differential-mode (single- or double-ended), any signal that is common to both inputs will have a low gain. Any signal, in differential-mode that is common to both inputs is noise.

The ability of the amplifier to have a low common-mode gain, i.e. not amplify signals that are common to both inputs, is called Common-Mode Rejection.

Slide 32 Improving Common-Mode Rejection

To improve common-mode rejection:

- Ad must increase
- Ac must decrease

One method is to increase the value of R_E in AC by adding a constant-current source circuit.

Constant-Current Source Circuit



This increases the AC impedance for R_E .

Robert Boylestad *Digital Electronics*

Slide 34 **BIFET Differential Amplifier Circuit**

The differential amplifier characteristics can be improved by using JFETs as input transi



BIFET circuit increases the input impedance.

Robert Boylestad *Digital Electronics*
Slide 35 **BIMOS Differential Amplifier Circuit**

Using MOSFETs as input transistors and BJTs as current sources can further increase the input impedance of the amplifier.



Slide 36 CMOS Differential Amplifier Circuit

A CMOS differential amplifier uses pMOS transistors as input transistors and nMOS transistors as outputs.



A CMOS circuit will have very high input impedance and it will require lower DC source voltages. This makes it well suited for battery-operated devices.
Robert Boylestad
Digital Electronics
Copyright ©2002 by Pearson Education, Inc.
Upper Saddle River, New Jersey 07458

Upper Saddle River, New Jersey 07458 All rights reserved. **Republic of Iraq**

Ministry of Higher Education and Seintific Reserch University of AL-Anbar

College of Engineering



Electrical Engineering Department



By

Hatem Fahd Al-Duliamy

2018-2019



Chapter 10

Ch10_Operational Amplifiers

Hatem Fahd Al-Duliamy

2018-2019



ELECTRONIC DEVICES AND CIRCUIT THEORY

TENTH EDITION





Chapter 10: Operational Amplifiers

Hatem Fahd Al-Duliamy

CHAPTER OBJECTIVES:

- > Understand what a differential amplifier does
- Learn the basics of an operational amplifier
- > Develop an understanding of what common mode operation is
- > Describe double-ended input operation





Operational amplifier or op-amp, is a very high gain differential amplifier with a high input impedance (typically a few meg-Ohms) and low output impedance (less than 100 Ω).

Note the op-amp has two inputs and one output.



Op-Amp Gain

Op-Amps have a very high gain. They can be connected open-loop or closed-loop.

- **Open-loop** refers to a configuration where there is no feedback from output back to the input. In the open-loop configuration the gain can exceed 10,000.
- Closed-loop configuration reduces the gain. In order to control the gain of an op-amp it must have feedback. This feedback is a negative feedback. A negative feedback reduces the gain and improves many characteristics of the op-amp.



Inverting Op-Amp



- The signal input is applied to the inverting (-) input
- The non-inverting input (+) is grounded
- The resistor R_f is the feedback resistor. It is connected from the output to the negative (inverting) input. This is *negative feedback*.



Inverting Op-Amp Gain

Gain can be determined from external resistors: R_f and R₁

$$\mathbf{A}_{\mathbf{v}} = \frac{\mathbf{V}_{\mathbf{o}}}{\mathbf{V}_{\mathbf{i}}} = \frac{\mathbf{R}_{\mathbf{f}}}{\mathbf{R}_{\mathbf{1}}}$$

Unity gain—voltage gain is 1

$$R_{f} = R_{1}$$
$$A_{v} = \frac{-R_{f}}{R_{1}} = -1$$

The negative sign denotes a 180° phase shift between input and output.

Constant Gain—**R**_f is a multiple of **R**₁



Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky V.

Kf

Op-amp

Virtual Ground

An understanding of the concept of virtual ground provides a better understanding of how an opamp operates.

The *non-inverting* input pin is at ground. *The inverting* input pin is also at 0 V for an AC signal.

The op-amp has such high input impedance that even with a high gain there is no current from inverting input pin, therefore there is no voltage from inverting pin to ground—all of the current is through R_f.

 $V_o = -\frac{R_f}{R_1} V_1$ Op-amp R_{f} R_1 V_1 $V_i \approx 0 \text{ V}$



Practical Op-Amp Circuits

LECIRI

Inverting amplifier Noninverting amplifier Unity follower Summing amplifier Integrator Differentiator



Inverting/Noninverting Op-Amps





Unity Follower





Summing Amplifier

Because the op-amp has a high input impedance, the multiple inputs are treated as separate inputs.

$$\mathbf{V_o} = -\left(\frac{\mathbf{R_f}}{\mathbf{R_1}}\mathbf{V_1} + \frac{\mathbf{R_f}}{\mathbf{R_2}}\mathbf{V_2} + \frac{\mathbf{R_f}}{\mathbf{R_3}}\mathbf{V_3}\right)$$

PEARSON

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky Vo

 R_f

Op-amp

Integrator

The output is the integral of the input. Integration is the operation of summing the area under a waveform or curve over a period of time. This circuit is useful in lowpass filter circuits and sensor conditioning circuits.

$$\mathbf{v_0}(t) = -\frac{1}{\mathbf{RC}} \int \mathbf{v_1}(t) dt$$





Differentiator

The differentiator takes the derivative of the input. This circuit is useful in high-pass filter circuits.

$$\mathbf{v_0}(t) = -\mathbf{R}\mathbf{C}\frac{\mathbf{d}\mathbf{v_1}(t)}{\mathbf{d}t}$$

$$\mathbf{v}_{1}(t) = \mathbf{v}_{o}(t)$$



Op-Amp Specifications—DC Offset Parameters

Even when the input voltage is zero, there can be an output offset. The following can cause this offset:

- Input offset voltage
- Input offset current
- Input offset voltage and input offset current
- Input bias current



Input Offset Voltage (V_{IO})

The specification sheet for an op-amp indicate an input offset voltage (V_{IO}).

The effect of this input offset voltage on the output can be calculated with

$$V_{o(offset)} = V_{IO} \frac{R_1 + R_f}{R_1}$$



Output Offset Voltage Due to Input Offset Current (I_{IO})

If there is a difference between the dc bias currents for the same applied input, then this also causes an output offset voltage:

- The input offset Current (I_{IO}) is specified in the specifications for the op-amp.
- The effect on the output can be calculated using:

 $V_{o(offset due to I_{IO})} = I_{IO}R_{f}$



Total Offset Due to V_{IO} and I_{IO}

Op-amps may have an output offset voltage due to both factors V_{IO} and I_{IO} . The total output offset voltage will be the sum of the effects of both:

 $V_o(offset) = V_o(offset due to V_{IO}) + V_o(offset due to I_{IO})$





Input Bias Current (I_{IB})

A parameter that is related to input offset current (I_{IO}) is called input bias current (I_{IB})

The separate input bias currents are:

$$I_{IB}^{-} = I_{IB} - \frac{I_{IO}}{2} - I_{IB}^{+} = I_{IB} + \frac{I_{IO}}{2}$$

The total input bias current is the average:

$$\mathbf{I_{IB}} = \frac{\mathbf{I_{IB}}^- + \mathbf{I_{IB}}^+}{2}$$



Frequency Parameters

An op-amp is a wide-bandwidth amplifier. The following affect the bandwidth of the op-amp:





Gain and Bandwidth

The op-amp's high frequency response is limited by internal circuitry. The plot shown is for an open loop gain (A_{OL} or A_{VD}). This means that the op-amp is operating at the highest possible gain with no feedback resistor.

In the open loop, the op-amp has a narrow bandwidth. The bandwidth widens in closedloop operation, but then the gain is lower.



Slew Rate (SR)

Slew rate (SR) is the maximum rate at which an op-amp can change output without distortion.

$$\mathbf{SR} = \frac{\Delta \mathbf{V_o}}{\Delta t} \quad (\text{in V}/\mu \text{s})$$

The SR rating is given in the specification sheets as V/µs rating.

Maximum Signal Frequency

The slew rate determines the highest frequency of the op-amp without distortion.

 $2\pi V$

f ≤

where V_P is the peak voltage

General Op-Amp Specifications

Other ratings for op-amp found on specification sheets are:

- Absolute Ratings
- Electrical Characteristics
- Performance

Absolute Ratings

	E ELECTRICA	
	Absolute Ratings	e Maximum
These are common	Cumply voltage	6 22 V
maximum ratings	Supply voltage	6 22 V
for the op-amp.	Differential input voltage	6 30 V
	Input voltage	6 15 V

Electronic Devices and Circuit Theory, 10/e Robert L. Boylestad and Louis Nashelsky

PEARSON

Electrical Characteristics

Characteristic	R MIN	TYP	MAX	Unit
V _{IO} Input offset voltage		1	6	mV
Input offset current		20	200	nA
I _{IB} Input bias current	aliz N	80	500	nA
V _{ICR} Common-mode input voltage range	±12	±13		v
V _{OM} Maximum peak output voltage swing	±12	±14		v
AvD Large-signal differential voltage amplification	20	200		V/mV
r _i Input resistance	0.3	2		$M\Omega$
r _o Output resistance		75		Ω
C _i Input capacitance		1.4		pF
CMRR Common-mode rejection ratio	70	90		dB
I _{CC} Supply current		1.7	2.8	mA
P _D Total power dissipation		50	85	mW

Note: These ratings are for specific circuit conditions, and they often include minimum, maximum and typical values.

CMRR

One rating that is unique to op-amps is CMRR or common-mode rejection ratio.

Because the op-amp has two inputs that are opposite in phase (inverting input and the non-inverting input) any signal that is common to both inputs will be cancelled.

Op-amp CMRR is a measure of the ability to cancel out common-mode signals.

Op-Amp Performance

The specification sheets will also include graphs that indicate the performance of the op-amp over a wide range of conditions.

Republic of Iraq

Ministry of Higher Education and Seintific Reserch University of AL-Anbar

College of Engineering

Electrical Engineering Department

By

Hatem Fahd Al-Duliamy

2018-2019

Chapter 11

Ch11_ Operational Amplifiers Applications Hatem Fahd Al-Duliamy

2018-2019

ELECTRONIC DEVICES AND CIRCUIT THEORY

TENTH EDITION

Chapter 11: Operational Amplifiers Applications

Hatem Fahd Al-Duliamy

CHAPTER OBJECTIVES:

- > Learn about constant gain, summing, and buffering amplifiers
- Understand how an active filter works
- > Describe different types of controlled sources

Op-Amp Applications

Constant-gain multiplier Voltage summing Voltage buffer Controlled sources Instrumentation circuits Active filters

Constant-Gain Amplifier





Constant-Gain Amplifier





Multiple-Stage Gains

The total gain (3-stages) is given by:





Voltage Summing

The output is the sum of individual signals times the gain:

$$\mathbf{V_o} = -\left(\frac{\mathbf{R_f}}{\mathbf{R_1}}\mathbf{V_1} + \frac{\mathbf{R_f}}{\mathbf{R_2}}\mathbf{V_2} + \frac{\mathbf{R_f}}{\mathbf{R_3}}\mathbf{V_3}\right)$$

V_o

 R_f



Voltage Buffer

Any amplifier with no gain or loss is called a unity gain amplifier.

The advantages of using a unity gain amplifier:

- Very high input impedance
- Very low output impedance

Realistically these circuits are designed using equal resistors $(R_1 = R_f)$ to avoid problems with offset voltages.





Controlled Sources

Voltage-controlled voltage source Voltage-controlled current source Current-controlled voltage source Current-controlled current source



Voltage-Controlled Voltage Source

The output voltage is the gain times the input voltage. What makes an op-amp different from other amplifiers is its impedance characteristics and gain calculations that depend solely on external resistors.





Voltage-Controlled Voltage Source

The output voltage is the gain times the input voltage. What makes an op-amp different from other amplifiers is its impedance characteristics and gain calculations that depend solely on external resistors.





Voltage-Controlled Current Source





Current-Controlled Voltage Source





Current-Controlled Current Source





Instrumentation Circuits

Some examples of instrumentation circuits using opamps:

- Display driver
- Instrumentation amplifier







Instrumentation Amplifier



For all Rs at the same value (except R_p):

$$\mathbf{V}_{0} = \left(1 + \frac{2\mathbf{R}}{\mathbf{R}_{P}}\right) \left(\mathbf{V}_{1} - \mathbf{V}_{2}\right) = \mathbf{k} \left(\mathbf{V}_{1} - \mathbf{V}_{2}\right)$$



Active Filters

Adding capacitors to op-amp circuits provides external control of the cutoff frequencies. The op-amp active filter provides controllable cutoff frequencies and controllable gain.

- Low-pass filter
- High-pass filter
- Bandpass filter



Low-Pass Filter—First-Order





Low-Pass Filter—Second-Order



The roll-off can be made steeper by adding more RC networks.







Bandpass Filter

 R_G RF There are two cutoff RG RF frequencies: upper and lower. They can be Op-amp Ve calculated using the same Op-amp low-pass cutoff and highpass cutoff frequency C2 = formulas in the appropriate sections. High-pass section Low-pass section $A \pmod{1}$ -20 dB/decade 20 dB/decade f_{OL} foh

